Compared with the field-effect transistor, the source-gated transistor has a much lower saturation voltage and higher output impedance. These features are investigated using computer modeling for amorphous silicon transistors operated at high currents when source barriers are low. In particular, it is shown that low saturation voltages are maintained at high current and are insensitive to source-drain separation. Furthermore, the output impedance is preserved even for submicron source-drain separations. © 2005 American Institute of Physics. ͓DOI: 10.1063/1.1865348͔
The source-gated transistor ͑SGT͒ is a unipolar device that has a much lower saturation voltage and higher output impedance than a field-effect transistor ͑FET͒. 1, 2 It is easy to make using thin film technology since one layer can be grown on another in any order. Here we are concerned with the SGT transistor in hydrogenated amorphous silicon ͑a-Si: H͒, the most commonly used semiconductor for large area electronics. It has been shown that saturation voltage can be as much as a factor of 10 lower in an amorphous silicon SGT compared with a FET 2 which has important implications for device circuits such as those used to address displays based on organic light emitting diodes. The low saturation voltage enables transistors to be operated at lower drain voltages and with a correspondingly lower power dissipation. Furthermore, the SGT in a-Si: H is more stable to voltage-temperature stressing than an equivalent FET. 3 Here we are concerned with modeling of the SGT to establish whether the low saturation voltage and high output impedance are preserved at the currents needed to drive light emitting diode arrays. These currents are typically in the microamp region.
A schematic cross section on a SGT is shown in Fig. 1 . The principle of the operation of the SGT differs from that of the FET where the gate voltage modulates channel conductance and saturation occurs when the drain region is depleted. In the SGT the current is determined by a reverse biased barrier and the effect of the electric field. As the drain voltage increases the depletion region spreads until it reaches the semiconductor-insulator ͑S-I͒ interface. At this drain bias point ͑V SAT ͒ the current saturates because further increase in drain voltage only extends the depletion layer towards the drain contact and there is little effect on the electric field at the barrier. The values of V SAT can be small if the semiconductor is thin and lightly doped. In the saturated condition the electric field and the current passing through the source are controlled by the gate. Therefore the on current is controlled by the effect of the gate voltage on the reverse biased source barrier of length s. The off current, however, is determined by the parasitic FET of length d in series with the gated source ͑Fig. 1͒. A chromium Schottky barrier modified using ion implantation ͑phosphorous 10 keV, 1 ϫ 10 14 cm −2 ͒ was used for the source barrier and a compensating implant BF 2 ͑13 keV, 5 ϫ 10 13 cm −2 ͒ was used to passivate and provide field relief at the edge of the source barrier. 2 In this device the electric field at the source barrier determines the magnitude of the electron current passing through the barrier due to thermionic-field emission.
The experimental transistor characteristics of a SGT are shown in Fig. 2 . The thickness of a-S : H and silicon nitride was 100 and 300 nm, respectively. It can be seen that the SGT has a low saturation voltage ͑V SAT ͒ and high output impedance. Assuming uniform emission over the area of the source barrier, the current density and the effective barrier height, ⌽ B of the source was determined from the measured transistor characteristics. According to the model for the SGT based on thermionic-field emission, 2 the transconductance g m should be proportional to the source current I s
where I s is the current through the reverse biased barrier, C s and C G are capacitances per unit area of the semiconductor and the insulator, respectively, and ␣ is a tunneling constant. Based on Eq. ͑1͒ the tunneling constant ␣ was found to be ϳ3 nm which is in good agreement with values obtained using various amorphous silicon Shottky diodes. 4 Furthermore, since
and
the effective barrier height ⌽ B can be easily estimated. S and t a-Si are the area of the source and thickness of the semiconductor ͑Fig. 1͒. V T is the threshold voltage of the parasitic FET and K is a constant, which takes into account the drain voltage required to deplete the semiconductor from charge at the S-I interface. The barrier height of 0.57 eV determined from these experimental characteristics was used as an input data for the simulations. All simulations were done with the developer version of the ATLAS Silvaco ͑v.5.7.28.C͒. The magnitude and shape of the characteristics for simulated and experimental transistor characteristics per unit width are found to be in very good agreement ͑Fig. 2͒ particularly in view of the sensitivity of the current to the barrier height.
While agreement between the magnitude of the current obtained from modeling was in good agreement with measured values for high source barriers and low currents, this was not the case when the source barrier was low and currents much higher. It was found that modeling always produced higher currents. This discrepancy is probably due to a change in the field dependence of the current for high fields and low barriers and the fact that emission is no longer uniform over the source area but confined to the edge of the source. For high current devices, simulations showed a lateral voltage drop along the S-I interface responsible for current crowding near the source edge opposite the drain contact. However, the shape of the transistor characteristics at higher currents remained in good agreement with that modeled particularly around saturation ͑see Fig. 3͒ .
The transistor characteristics for a high current device ͑2.5ϫ 10 −7 A/m͒ are shown in Fig. 3 . We see that the low saturation voltage is preserved albeit less well defined in comparison with low current device ͑see Fig. 2͒ . Furthermore, the output impedance remains high with very little deterioration even for submicron source-drain separations.
This feature illustrates the good screening of the source from the drain field provided by this geometry.
The good modeling results around saturation enabled us to predict the effect of the source-drain separation and the parasitic FET in series with the source ͑channel length d in Fig. 1͒ . Clearly for a given source current the characteristics will become increasingly influenced by the parasitic FET as d increases and the current becomes limited by the FET. This feature is shown experimentally in Fig. 4͑a͒ for a high barrier device ͑t a-Si = 100 nm͒. For low source-drain separations the change of V SAT with V G is in good agreement with the dielectric model for the SGT 2 ͓dV SAT / dV G = C G / ͑C G + C S ͔͒ while for large separations it tends to the FET limit for long channel devices ͑dV SAT / dV G =1͒. 5 Computer calculations ͓Fig. 4͑b͔͒ show the same behavior ͑t a-Si =60 nm͒. Overall these results show that V SAT is not strongly dependent on d and wide variations can be tolerated without large changes in V SAT . For example, for a source-drain separation as large as 10 m dV SAT / dV G is still four times lower than a FET.
In conclusion, it has been shown that the shape of the output characteristics of a SGT having a Shottky barrier source can be predicted using the SILVACO Atlas program. It is found that a low V SAT is maintained when the source barriers are low and the current is high. The saturation voltage is less well defined but the low values should enable circuits to be operated at lower drain voltages and power dissipation. The saturation voltage increases with source drain separation because the current becomes restricted by the parasitic FET in the extrinsic drain region. However, this effect is less pronounced than expected. It has also been shown that SGT characteristics can be preserved down to submicron sourcedrain separation. 
